前瞻CMOS製程整合工程
Advanced CMOS Process Integration Engineering
| 節 | 週五 |
|---|---|
5 13:20–14:10 | 前瞻CMOS製程整合工程 A305（光復） 3 節連堂 |
6 14:20–15:10 | |
7 15:30–16:20 |
* 根據陽明交大上課時間表所列
A qualified process integration engineer requires to possess interdisciplinary knowledge across advanced CMOS device physics, semiconductor fabrication process, and basic CMOS device/standard cell/SRAM designs. Yield enhancement and reliability qualification are also important functional areas. The goal of this course is to provide the comprehensive and practical approaches to introduce the aforementioned subjects with sufficient depth for students interested in the process integration engineering (PIE) by lecturers from industry.
Semiconductor Device and Physics (Required); Basic knowledge in CMOS circuits (Preferred)
無備註
上課為保障智慧財產權,不得照相、錄音或錄影。
Mid-Term Exam 50% Final Exam 50%
教師未提供此項資料
| 週次 | 主題 |
|---|---|
| 第 1 週 | Introduction |
| 第 2 週 | Holiday |
| 第 3 週 | Evolution of CMOS devices |
| 第 4 週 | Fundamental Process Introduction |
| 第 5 週 | Gate, Standard cells and SRAM Cells |
| 第 6 週 | Device Engineering |
| 第 7 週 | Holiday (On-line: Fabrication processes of advanced CMOS I) |
| 第 8 週 | Device Engineering +Mid Term Exam |
| 第 9 週 | Device Engineering |
| 第 10 週 | Device Engineering+Fabrication processes of advanced CMOS (II) |
| 第 11 週 | Lithography/Patterning Technology+Fabrication processes of advanced CMOS (II) |
| 第 12 週 | Lithography/Patterning Technology |
| 第 13 週 | Yield Enhancement & Process Defects |
| 第 14 週 | Product Development Cycle: Ultra Low Power Technology |
| 第 15 週 | Holiday |
| 第 16 週 | Final Exam |
課程講義
- 地點
- 教師未提供此項資料
- 時間
- By appointment
- 聯絡方式
- 教師未提供此項資料